Questionbanks  LD 
A quick guide to Bh.QuestionbanksBrainheaters Questionbanks is the collection of handpicked set of questions which are mostly repeated, important and recommended. Learning this set of questions can easily help you top or even just clear the exams. Given below are Expected Questionbanks for semester. To get the solutions to this questions just simply click the Notes and you will be redirected to our notes, Bh.Notes holds all the answers of Semester !
Explore Questionbanks
MODULE1 1. CE configuration is popular in amplifier circuits justify. 2. Explain in brief different biasing circuit of BJT. 3. What is the need for biasing? Explain voltage divider bias and locate the Q points. 4. Explain the differential amplifier and elaborate on any one method to improve the CMRR. 5. Derive relation between ∝ and 𝞫. 6. Explain Voltage Divider Biasing Circuit with stability factor. OR Explain Collector to base bias Circuit with its stability factor. 7. Explain working Current Mirror Circuit. 8. Explain input and Output characteristics of CE configuration of BJT. MODULE2 1. Add (Given any Value) in BCD. 2. Design and implement binary to gray code converter. 3. BCD and Excess3 code 4. Convert following decimal number to binary, octal, hexadecimal and gray code. (Given any Value) 5. 3bit binary to Gray code conversion. MODULE3 1. Minimize the following boolean equations OR four variable logic function using k maps. (Given any Numerical) 2. Basic logic gates 3. Prove that NOR gate is a universal gate. 4. Using Quine MCCluskey Method determine minimal SOP form for. (Given any Numerical) 5. Design EXOR Gate using only NOR gate. MODULE4 1. Design and implement one digit BCD adding IC 7843. 2. Implement the following logic function using 4:1 mux. (Given any Numerical) 3. Realize the following expression using only one 8:1 MUX and few logic gate. (Given any Numerical) 4. Explain 2 bit comparator using minimum number of gates. 5. Draw truth table for full adder and realize using 3:8 decoder. OR Explain working of 3:8 Decoder 6. full subtractor 7. Design full adder using half adder and additional gates. 8. Draw truth table illustrations the outputs of a full adder, one table for the sum output. 9. Explain working of Encoder and Decoder. MODULE5 1. Convert SR flip flop to D flip flop. 2. Explain parallel I/p and serial o/p shift register. 3. Design a synchronous counter which goes through the following states using JK flip flop. (Given any Value) 4. With the help of a neat diagram, Explain the functioning OR operation of a 4 bit bidirectional shift register. 5. Explain working of Universal Shift Register OR Universal Gates implement EXOR gate using NAND Gate. 6. Draw the truth table and excitation table for SR flip flop. 7. Design mod3 up counter using JK flip flop. 8. Convert D flip flop to T flip flop. 9. Design a Mod 12 asynchronous counter using JK Flip flop. 10. Working of master slave JK flip flop. 11. Write neat diagram explain operation of ALU IC74181. 12. Design a Mod 10 synchronous counter using SR Flip Flop. 13. Working of T flip flop. MODULE6 1. VHDL program format. 2. Design a half adder using VHDL 3. Explain VHDL program format and write VHDL program for NAND gate OR EXNOR gate 4. Explain Entity in VHDL and Write VHDL program for half subtractor circuit. 
